Low Loss Multi-Layer Wiring for Superconducting Microwave Devices by Dunsworth, A. et al.
A Method for Building Low Loss Multi-Layer Wiring for Superconducting
Microwave Devices
A. Dunsworth,1 R. Barends,2 Yu Chen,2 Zijun Chen,1 B. Chiaro,1 A. Fowler,2 B. Foxen,1 E. Jeffrey,2 J. Kelly,2
P. V. Klimov,2 E. Lucero,2 J.Y. Mutus,2 M. Neeley,2 C. Neill,1 C. Quintana,2 P. Roushan,2 D. Sank,2 A.
Vainsencher,2 J. Wenner,1 T.C. White,1 H. Neven,2 John M. Martinis,1, 2, a) and A. Megrant2, b)
1)Department of Physics, University of California, Santa Barbara, California 93106-9530,
USA
2)Google Inc., Santa Barbara, CA 93117, USA
(Dated: March 2, 2018)
Complex integrated circuits require multiple wiring layers. In complementary metal-oxide-semiconductor
(CMOS) processing, these layers are robustly separated by amorphous dielectrics. These dielectrics would
dominate energy loss in superconducting integrated circuits. Here we describe a procedure that capitalizes
on the structural benefits of inter-layer dielectrics during fabrication and mitigates the added loss. We use
deposited inter-layer dielectric throughout fabrication, then etch it away post-fabrication. This technique
is compatible with foundry level processing and can be generalized to make many different forms of low-
loss wiring. We use this technique to create freestanding aluminum vacuum gap crossovers (airbridges).
We characterize the added capacitive loss of these airbridges by connecting ground planes over microwave
frequency λ/4 coplanar waveguide resonators and measuring resonator loss. We measure a low power resonator
loss of ∼ 3.9 × 10−8 per bridge, which is 100 times lower than dielectric supported bridges. We further
characterize these airbridges as crossovers, control line jumpers, and as part of a coupling network in gmon
and fluxmon qubits. We measure qubit characteristic lifetimes (T1’s) in excess of 30 µs in gmon devices.
Two dimensional superconducting qubit architectures
will require multi-layer wiring.1–5 Multiple wiring layers
are fundamental to standard integrated circuits to route
signals past one another to individually address a two di-
mensional grid of elements. Multi-layer wiring has been
developed for superconducting circuits.6,7 These wiring
layers are seperated by deposited dielectrics, and while
these processes offer robust large scale control, the amor-
phous dielectrics used (typically SiO2) are quite lossy,
with loss tangents tan δ ≈ 10−3.8,9 We limit participa-
tion of similar dielectrics (pi < 10
−3) to achieve state-
of-the-art qubit quality factors (Qi > 1 × 106).10,11 We
have developed a method that benefits from the struc-
tural support of inter-layer dielectrics while mitigating
the loss. We use deposited dielectrics only as a scaffold
to separate and stabilize different metal layers through
aggressive fabrication steps, and then etch it away at the
end of fabrication. This process is compatible with stan-
dard CMOS processing, and provide an avenue toward
scalable low-loss control wiring for a two dimensional grid
of qubits. While this method is quite general and can be
applied to many forms of multi-layer wiring we demon-
strate this technique by fabricating the simplest forms of
multi-layer wiring: crossovers.
Free standing metallic crossovers, known as airbridges,
are widely used in low-loss microwave circuits12,13 as well
as superconducting circuits.14–16 These airbridges are
typically fabricated using re-flowed photoresist as a scaf-
fold, which is removed immediately after bridge fabrica-
tion and prior to further processing. Released airbridges
typically cannot withstand the sonication widely used to
remove surface contaminants. Additionally, without di-
electric support, the mechanical strength of freestanding
airbridges relies on an arched shape. Airbridges with
spans much larger than their arched height tend to bend
under the pressure of resist spins and bakes. Thus, air-
bridges are made taller to span longer distances. Bridge
height is limited by future processing, as standard high-
resolution resists (∼ 1-10 µm thick) fail to protect taller
airbridges from aggressive processing steps such as ion
etching or lift-off. We use our dielectric scaffolding tech-
nique to create a different kind of airbridge. The dielec-
tric scaffolding stabilizes these bridges through aggres-
sive sonication and resist coating, thus decoupling the
air bridges’ span from it’s height. Mechanical tests in-
dicate these airbridges span distances of at least 70 µm
reliably. The added capacitive loss per bridge is compa-
rable to photoresist scaffolded airbridges and is ∼ 100×
less lossy than conventional dielectric crossovers (bridges
with the scaffolding left in-tact, as in Fig. 1).
We fabricate these airbridges after defining aluminum
basewiring on high resistivity (>10 kΩ·cm) intrinsic (100)
plane silicon substrates. We optically pattern a tri-
layer17 stack of resist as a lift-off mask and electron beam
(e-beam) deposit 1 µm of SiO2 to define our dielectric
scaffold. Due to the growth conditions the SiO2 side-
walls form an approximately 45◦ with the substrate (see
Fig. 1(b)). Next, we reapply the same lift-off process to
define the bridge itself, except prior to deposition, we use
an in-situ 400 V, 0.8 mA/cm2 argon ion mill to remove
the exposed native aluminum oxide on the basewire. This
mill allows DC electrical contact between base-wire alu-
minum and the 600 nm thick airbridge aluminum. After
all further processing we use a dry VHF etcher (PRI-
MAXX R©VHF Etch Release Technology) to release the
airbridges by removing the scaffolding SiO2. The cham-
ber is pumped low vacuum, and the die is heated to 45
Celcius on a 3 inch silicon carrier wafer. A mixture of
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2HF vapor, nitrogen, and ethanol is then bled into the
chamber at a total pressure of 125 Torr (parameters in
Table I). The scaffold SiO2 and native oxide of the ex-
posed silicon substrate are removed after 2 cycles of 15
seconds without breaking vacuum, as shown in Fig 1(c).
Vapor phase release significantly reduces the mechanical
strength required to overcome sticition, a common failure
in microelectromechanical systems (MEMs) devices.18,19
This process does not attack other materials used in qubit
fabrication including aluminum, aluminum oxide, and sil-
icon.
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Figure 1. (a) Optical micrograph of a CPW λ/4 resonator
with 12 crossovers over the center trace capacitively coupled
to a feed-line. (b) Crossover spanning the resonator before
removing SiO2 scaffold. (c) Freestanding airbridge crossover
after VHF treatment. (d) Representative resonator Qi vs av-
erage photon excitation. Leaving the SiO2 under the bridges
greatly reduces the resonator’s quality, as would most de-
posited dielectrics. After removing the SiO2 the resonator’s
quality recovers to about a factor of two lower than bare wit-
ness resonators. The twelve evenly spaced airbridges only
cover∼ 0.7% of the λ/4 resonator geometry. Resonators with-
out bridges (bare resonators) show no substantial difference
in quality with or without VHF treatment.
In our superconducting circuits these airbridges serve
two main functions: ‘jumper airbridges’ which hop lines
over each other and ‘ground plane airbridges’ which con-
VHF Flow N2 Flow Ethanol Flow
(SCCM) (SCCM) (SCCM)
190 1425 210
Table I. VHF etch parameters.
nect ground planes over lines. Jumper airbridges hop
circuit elements over each other for stronger couplings,
smaller footprints, and design flexibility. These SiO2
scaffolded airbridges can be made with contact pads as
small as 1 µm2 and allow even micron width lines to
hop over each other. Ground plane airbridges are com-
monly used to electrically connect ground planes to sup-
press parasitic microwave frequency slot line modes which
modify couplings and act as qubit loss channels in copla-
nar waveguide (CPW) geometries.20,21 These airbridges
also route return currents to reduce unwanted cross-talk
between control lines.
We measure the added capacitive loss from airbridges
using λ/4 CPW resonators. To measure resonator loss,
we cool down chips in a heavily filtered22 adiabatic de-
magnetization refrigerator with a base temperature of 50
mK. We extract resonator internal quality factor (loss =
1/Qi) by measuring and fitting the microwave scatter-
ing parameters versus frequency near resonance.23 Each
chip has ten resonators capacitively coupled (Qc between
5 × 105 and 1 × 106) to a common feedline. These res-
onators have between zero and ninety-eight groundplane
airbridges spanning their center trace. The airbridges
are 3 µm wide and have a height above the center trace
set by the original dielectric thickness of 1 µm. In Fig.
1(a) we show one such resonator resonator spanned by
12 ground plane airbridges equally spaced along the res-
onator after the coupling arm. All resonators have a 10
µm center trace and a 5 µm gap to ground on either side,
and resonance frequencies near 6 GHz.
We compare loss between three styles of resonators:
resonators spanned by scaffolded bridges (Fig. 1(b)), res-
onators spanned by airbridges (after VHF release, Fig.
1(c)), and pureley CPW resonators with no crossovers
of any kind (bare resonators). In Fig. 1(d) we display
internal quality factor data for these three resonators.
For clarity, we show only a single representative trace
from each. The single photon loss limit approximately
captures the physics of energy loss in superconducting
qubits at the same frequency. The bare witness res-
onator has a low power internal quality factor of around
1.5× 106 which is consistent with single layer fabrication
resonators of the same geometry. We saw little to no
difference in bare resonator quality factors between chips
with or without the VHF process. When the SiO2 is left
intact, (as it would be in typical dielectric crossovers) the
low power Qi drops to around 1× 104. This is consistent
with an amorphous SiO2 loss tangent of tan δ ≈ 10−3 and
a participation of 10% (roughly the added capacitance for
twelve scaffolded bridges). After the VHF treatment, the
Qi of resonators with twelve airbridges recovers to a fac-
tor of 2 lower than the bare resonators. We measure the
3scaling of this residual loss with number of airbridges be-
tween zero and ninty-eight. The internal quality factor
decreases with increasing number of airbridges and lines
of best fit indicate added loss at low power of 3.9×10−8
per bridge.17
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Figure 2. (a) Scanning electron microscope image of a gmon
qubit and it’s neighboring adjustable coupler network. (b)
This qubit design utilizes both jumper airbridges (hopping
SQUID bias lines over ground plane and qubit inductor lines)
as well as ground plane airbridges (hopping ground plane over
coupler and qubit inductor lines). (c) Jumper airbridges are
also used in the coupler network to hop the coupler inductor
over itself as well as qubit inductor lines creating a “figure
8” pattern. (d) Qubit T1 measurements from four different
gmon qubits, with an average around 20 µs.
We use these low-loss airbridges as an integral part of
gmon qubits. These qubits are transmon qubits24 with
inductive taps placed between DC SQUID and ground
plane to allow adjustable coupling to nearest neighbors.25
It is critical that any added loss from the airbridges does
not compromise the qubit coherence. In Fig. 2(a) we
display one such gmon qubit with its neighboring cou-
pler network. We bias these qubits’ DC SQUID loop
with maximum DC current of 2 mA. This current flows
entirely through a jumper crossover in-line with the flux
bias line (Fig. 2(b)) and shows no evidence of on-chip
heating. In the qubit circuit, we use many ground plane
airbridges as well as a set of jumper airbridges in-line
with the coupler’s geometric inductor (Fig. 2(c)). This
jumper airbridge allows a gradiometric turn which fur-
ther reduces crosstalk. These jumper airbridges are only
1.5 µm wide, highlighting their small footprint. It is also
important to note that these airbridges are fabricated
prior to Josephson junction deposition, and are robust
after all of the further processing, with yield limited by
errors in lithography. In Fig. 2(d) we show qubit energy
relaxation time (T1) spectra over 3 GHz of tunable qubit
frequency for four different qubits. The spectrum is well
represented by a constant effective Qi ≈ 6.5 × 105, with
small sections where the T1 drops dramatically. These
spectra are consistent with qubit loss dominated by di-
electric surface loss from the SQUID area.10 The air-
bridges themselves do not appear to greatly impact the
qubit T1 spectra.
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Figure 3. (a) Scanning electron microscope image of two
coupled fluxmon qubits and their adjustable coupler. (b) Im-
age of ground plane and jumper airbridges near the coupler
DC SQUID loop. (c) Image of a network of airbridges with
SiO2 scaffolding removed after VHF processing. (d) Qubit T1
measurements from three different fluxmon qubits. We see
no systematic difference between coupled with series bridge,
coupled with no series bridge, and uncoupled, indicating air-
bridges do not impact the coherence.
We also use these airbridges as integral parts of our
fluxmon26 flux qubit circuits, for both isolated and cou-
pled qubits. The main inductance and capacitance of the
fluxmon is distributed over a long CPW segment that is
terminated with an electrical short to ground at one end
and a DC SQUID shorted to ground at the other. We
use both ground plane airbridges over the qubit’s CPW
and jumper airbridges in-line with the qubit’s CPW and
the couplers as well. We tested three variations of flux-
mon qubits on the same chip: uncoupled, coupled with
4jumper bridge, and coupled without jumper bridge. The
uncoupled qubits only use ground plane airbridges. For
the coupled qubits, the CPW center trace of one qubit
jumps over the CPW center trace of the other qubit via
an airbridge, as shown in Fig. 3(a), while the other qubit
does not have any in-line jumper airbridges.
The resulting qubit T1 vs. frequency at symmetric
bias (zero tilt bias) is shown in Fig. 3(d) for the three
qubit variations. The background dissipation is believed
to come from 1/f flux noise at low frequencies26,27 ex-
trinsic to the airbridges, with some other inductive loss
extrinsic to the airbridges dominating at high frequen-
cies. We find no measurable difference in coherence be-
tween the two types of coupled qubits. This is consistent
with a very high quality galvanic contact between the
jumper bridge and the qubit’s CPW. Furthermore, we
see no measurable difference in coherence between the
coupled and uncoupled qubits, despite the fact that the
coupled qubits are in very close proximity to a coupler
circuit (the thin traces and ground plane pads in Fig.
3(c)) containing many crucial jumper and ground plane
airbridges. This retained coherence is very important for
scaling up fluxmon circuits with many jumper airbridges
and couplers, in order to couple one qubit to many others
at once for quantum annealing applications.
In summary, we have demonstrated a procedure that
utilizes the structural benefits of inter-layer dielectrics
commonly used in multi-layer wiring, while mitigating
the capacitive loss. We use this process to fabricate low-
loss airbridges that are robust during fabrication against
strong sonication, other aggressive etches, and have a
low profile. We measure the added loss per ground plane
bridge over resonators to be ∼ 3.9× 10−8 at low power.
We demonstrated these airbridges’ use in different super-
conducting qubit devices and measured little to no effect
on the coherence of the qubits. These qubit designs fun-
damentally require a second layer of wiring, and here
we have demonstrated a proof-of-principle method for
rigidly scaffolding this second layer of wiring. Reapplica-
tion of the lift-off steps of SiO2 and metal (prior to VHF
release) would allow for further layers of wiring as well
as further complexity.17 By replacing the lift-off steps in
the bridge fabrication with more standard blanket depo-
sitions and via etches, this technique is completely com-
patible with standard multi-layer CMOS processing.
I. ACKNOWLEDGMENTS
This work was supported by Google. C. Q. and Z.C.
acknowledge support from the National Science Foun-
dation Graduate Research Fellowship under Grant No.
DGE- 1144085. Devices were made at the UC Santa Bar-
bara Nanofabrication Facility, a part of the NSF funded
National Nanotechnology Infrastructure Network.
REFERENCES
aElectronic mail: jmartinis@google.com
bElectronic mail: amegrant@google.com
1T. Brecht, W. Pfaff, C. Wang, Y. Chu, L. Frunzio, M. H. Devoret,
and R. J. Schoelkopf, npj Quantum Information 2, 16002 (2016).
2R. Harris, M. Johnson, T. Lanting, A. Berkley, J. Johansson,
P. Bunyk, E. Tolkacheva, E. Ladizinsky, N. Ladizinsky, T. Oh,
et al., Physical Review B 82, 024511 (2010).
3T. Lanting, A. Przybysz, A. Y. Smirnov, F. M. Spedalieri, M. H.
Amin, A. J. Berkley, R. Harris, F. Altomare, S. Boixo, P. Bunyk,
et al., Physical Review X 4, 021041 (2014).
4B. Foxen, J. Mutus, E. Lucero, R. Graff, A. Megrant, Y. Chen,
C. Quintana, B. Burkett, J. Kelly, E. Jeffrey, et al., arXiv
preprint arXiv:1708.04270 (2017).
5D. Rosenberg, D. Kim, R. Das, D. Yost, S. Gustavsson, D. Hover,
P. Krantz, A. Melville, L. Racz, G. Samach, et al., arXiv preprint
arXiv:1706.04116 (2017).
6S. K. Tolpygo, V. Bolkhovsky, T. J. Weir, L. M. Johnson, M. A.
Gouker, and W. D. Oliver, IEEE Transactions on Applied Su-
perconductivity 25, 1 (2015).
7S. Nagasawa, K. Hinode, T. Satoh, M. Hidaka, H. Akaike, A. Fu-
jimaki, N. Yoshikawa, K. Takagi, and N. Takagi, IEICE Trans-
actions on Electronics 97, 132 (2014).
8A. D. O’Connell, M. Ansmann, R. C. Bialczak, M. Hofheinz,
N. Katz, E. Lucero, C. McKenney, M. Neeley, H. Wang, E. M.
Weig, et al., Applied Physics Letters 92, 112903 (2008).
9C. Quintana, A. Megrant, Z. Chen, A. Dunsworth, B. Chiaro,
R. Barends, B. Campbell, Y. Chen, I.-C. Hoi, E. Jeffrey, et al.,
Applied Physics Letters 105, 062601 (2014).
10A. Dunsworth, A. Megrant, C. Quintana, Z. Chen, R. Barends,
B. Burkett, B. Foxen, Y. Chen, B. Chiaro, A. Fowler, et al.,
arXiv preprint arXiv:1706.00879 (2017).
11O. Dial, D. T. McClure, S. Poletto, G. Keefe, M. B. Rothwell,
J. M. Gambetta, D. W. Abraham, J. M. Chow, and M. Steffen,
Superconductor Science and Technology 29, 044001 (2016).
12N. Koster, S. Koblowski, R. Bertenburg, S. Heinen, and I. Wolff,
in Microwave Conference, 1989. 19th European (IEEE, 1989),
pp. 666–671.
13Y. Kwon, H.-T. Kim, J.-H. Park, and Y.-K. Kim, IEEE mi-
crowave and wireless components letters 11, 59 (2001).
14Z. Chen, A. Megrant, J. Kelly, R. Barends, J. Bochmann,
Y. Chen, B. Chiaro, A. Dunsworth, E. Jeffrey, J. Mutus, et al.,
Applied Physics Letters 104, 052602 (2014).
15M. Abuwasib, P. Krantz, and P. Delsing, Journal of Vacuum
Science & Technology B, Nanotechnology and Microelectronics:
Materials, Processing, Measurement, and Phenomena 31, 031601
(2013).
16Y. Lankwarden, A. Endo, J. Baselmans, and M. Bruijn, Journal
of Low Temperature Physics 167, 367 (2012).
17See supplementary material.
18W. M. Van Spengen, R. Puers, and I. De Wolf, Journal of mi-
cromechanics and microengineering 12, 702 (2002).
19R. Maboudian and R. T. Howe, Journal of Vacuum Science &
Technology B: Microelectronics and Nanometer Structures Pro-
cessing, Measurement, and Phenomena 15, 1 (1997).
20G. E. Ponchak, J. Papapolymerou, and M. M. Tentzeris, IEEE
transactions on microwave theory and techniques 53, 713 (2005).
21A. Houck, J. Schreier, B. Johnson, J. Chow, J. Koch, J. Gam-
betta, D. Schuster, L. Frunzio, M. Devoret, S. Girvin, et al.,
Physical review letters 101, 080502 (2008).
22R. Barends, J. Wenner, M. Lenander, Y. Chen, R. C. Bialczak,
J. Kelly, E. Lucero, P. O’Malley, M. Mariantoni, D. Sank, et al.,
Applied Physics Letters 99, 113507 (2011).
23A. Megrant, C. Neill, R. Barends, B. Chiaro, Y. Chen, L. Feigl,
J. Kelly, E. Lucero, M. Mariantoni, P. O’Malley, et al., Applied
Physics Letters 100, 113510 (2012).
24J. Koch, M. Y. Terri, J. Gambetta, A. A. Houck, D. Schus-
ter, J. Majer, A. Blais, M. H. Devoret, S. M. Girvin, and R. J.
Schoelkopf, Physical Review A 76, 042319 (2007).
525Y. Chen, C. Neill, P. Roushan, N. Leung, M. Fang, R. Barends,
J. Kelly, B. Campbell, Z. Chen, B. Chiaro, et al., Physical review
letters 113, 220502 (2014).
26C. Quintana, Y. Chen, D. Sank, A. Petukhov, T. White, D. Kafri,
B. Chiaro, A. Megrant, R. Barends, B. Campbell, et al., Physical
Review Letters 118, 057702 (2017).
27F. Yan, S. Gustavsson, A. Kamal, J. Birenbaum, A. P. Sears,
D. Hover, T. J. Gudmundsen, D. Rosenberg, G. Samach, S. We-
ber, et al., Nature communications 7, 12964 (2016).
Supplementary Material for “A Method for Building Low Loss Multi-Layer
Wiring for Superconducting Microwave Devices”
A. Dunsworth,1 R. Barends,2 Yu Chen,2 Zijun Chen,1 B. Chiaro,1 A. Fowler,2 B. Foxen,1 E. Jeffrey,2 J. Kelly,2
P. V. Klimov,2 E. Lucero,2 J.Y. Mutus,2 M. Neeley,2 C. Neill,1 C. Quintana,2 P. Roushan,2 D. Sank,2 A.
Vainsencher,2 J. Wenner,1 T.C. White,1 H. Neven,2 John M. Martinis,1, 2, a) and A. Megrant2, b)
1)Department of Physics, University of California, Santa Barbara, California 93106-9530,
USA
2)Google Inc., Santa Barbara, CA 93117, USA
(Dated: March 2, 2018)
We provide supplementary data and calculations.
I. RESONATOR LOSS PER BRIDGE
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Figure 1. Resonator loss (1/Qi) cuts at low power (average
photon population of ∼ 100) and high power (average photon
population of ∼ 106) plotted against number of bridges. Lines
of best fit give and 3.9× 10−8 (1.2× 10−8) loss per bridge at
low (high) power.
We design λ/4 coplanar waveguide (CPW) resonators
with a variable number of ground plane airbridges to
measure the added capacitive loss per bridge. We use
the the anhydrous hydrofluoric acid vapor (VHF) pro-
cess detailed in the main paper to remove the SiO2 scaf-
fold prior to cooling down these resonators. We measure
the scaling of the resonator loss with between 0 and 98
bridges spanning the center trace. In Fig. 1 (a) we dis-
play representative Qi vs average photon excitation for
these resonators. The resonator internal quality factor
decreases with increasing number of bridges. In Fig. 1
(b) we show cuts of loss (1/Qi) vs number of bridges at
low and high power. A line of best fit indicates an added
loss at low power of 1.2×10−7 per fF of added capaci-
tance, or 3.9×10−8 per bridge at low power. This is a
factor of two higher loss per added capacitance of pho-
toresist scaffolded airbridges (5.08 × 10−8 per fF).1 It
is also important to note that if either of these bridges
were coupled to a lumped capacitor, they would display
a factor of two more loss. Here we are protected from
the full loss by the cosine voltage profile along the λ/4
resonator.
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Figure 2. CPW dimensions of aluminum resonators on a sil-
icon substrate. The width of the bridge in into the page is
l = 3 µm.
Here we calculate the expected added low-power loss
per bridge:
1/Qi,bridge = tan δ × ploss
≈ tan δ
(
2tloss
h
)(
1
r,loss
)(
Cbridge
Cλ/4
)
= 1× 10−9 loss
nm
(
tloss
r,loss
)
Where the factor of 2 assumes that the lossy material
is on both the top of the center conductor and bottom
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2Resist
Type
Hot Plate Bake
Temperature (C)
Bake Time
(minutes)
Approximate
Thickness (nm)
Vertical Oxygen
Barrel Ash Ratea
(nm/sec)
Vertical Oxygen
Ash Rate in ICPb
(nm/sec)
PMMA 160 10 240 2.10 0.92
PMGI
SF5 (etch) 160 5 200 NA NA
SF11 (liftoff) 160 5 1300 NA NA
SPR (955-0.9) 90 1.5 900 0.71 0.40
a 0.3 torr O2, 100 watts RF bias power
b 0.015 torr O2, 100 watts ion power, 0 watts RF bias power
Table I. Parameters for resists used in tri-layer stack. All resists are spun on at 1500 rpm for 45 seconds. SF5 is used for etch
processes while the thicker SF11 is used for liftoff processes. We use a 0.4 second exposure at ∼420 mW/cm2 at the wafer to
expose the SPR, and do a post exposure bake on a 110 C hot plate for 90 seconds to improve resist contrast and development
stability. Etch rates measured with blanket films of the corresponding resist types.
of the bridge equally. We also assumed a loss tangent of
1× 10−3, consistent with previous works.2,3. The capac-
itances are calculated as follows:
Cλ/4 =
1
8f0Z0
≈ 470 fF
Cbridge = 0
(
wl
h
)
≈ 0.266 fF
Where we assume the geometries are all as displayed
in figure 2. If we then assume the loss comes from the
native oxide of aluminum, tloss = 3 nm and loss = 10, we
get 3×10−10 loss per bridge. This greatly under predicts
the loss. If we assume it is left over SiO2 (loss = 4) it
would require around 100 nm of lossy material to recover
the above measured loss per bridge in this simple parallel
plate model. We do not see this thickness of residue in
edge on SEMs similar to those in the main paper.
II. EFFECT OF OVER-ETCHING SIO2
The etch rate of the SiO2 in VHF will depend on the
amount of SiO2 present. This loading effect could lead to
remnant SiO2 and therefore increased loss. Over-etching
may also lead to excess loss, as VHF is known to leave
residue from condensation under certain etch conditions.4
We cooled down resonators etched for longer in VHF, as
well as resonators with a much more substantial VHF
etch (parameters in Tab. II), to test the effects of over-
etching.
VHF Flow N2 Flow Ethanol Flow
(SCCM) (SCCM) (SCCM)
880 325 720
Table II. Heavy VHF etch parameters.
In Fig. 3 we plot Qi vs average photon population in
resonators that underwent the above processes. We note
that there is a very small effect on the internal quality
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Figure 3. Representative resonator Qi measurements for dif-
fering amounts of VHF treatment. The bare resonator has no
bridges, but did receive 30 seconds of the light VHF treatment
detailed in the main paper.
from over etching for up to 3 times the length required
to remove the SiO2 (this variation in Qi is expected for
device-to-device variation). However, when we use the
stronger etch parameters for a much longer time, res-
onator’s internal quality factor drops to around 2× 105.
III. FULL FABRICATION
The basewire deposition, lithography, and wet-etch
(using Tetramethylammonium hydroxide (TMAH) based
photo resist developer) are covered in detail in a previous
publication.5 We use this tri-layer stack of resist, consist-
ing of PMMA (Polymethylmethacrylate 4% in Anisole),
SF series PMGI, and i-line positive photoresist (SPR
955-0.9) to protect the aluminum from developer etch-
ing during dry etch and lift-off steps (Tab. I). The top
resist layer is a standard photoresist for defining features
∼ 1 µm in critical dimension. The middle layer of resist
3allows for variable undercutting for reliable lift-off and
and etching profiles. The bottom layer of resist is used to
protect the aluminum layer during photo resist develop-
ment, and is known to etch readily in oxygen plasmas.6,7
We use a GCA Auto-Stepper 200 to expose optical pat-
terns. The topmost resist layer develops where exposed.
The PMGI develops without being exposed, undercutting
the SPR (Fig. 4 a-b). The PMMA is not etched by the
TMAH based developer and thus protects the aluminum
from being etched. We then oxygen ash the PMMA to
remove it where exposed and slightly undercut the SPR
(Fig. 4 c).
SiO2
a) b)
c) d)
SPR
PMGI
PMMA
Aluminum
Silicon Substrate
e)
Figure 4. Example tri-layer lift-off process step through. (a)
Cartoon profile of tri-layer stack of resists top-to-bottom SPR
955, PMGI, PMMA, then an etched 100 nm aluminum film
on an intrinsic silicon substrate (not to scale). (b) After photo
lithography we develop to remove SPR where exposed and the
PMGI develops isotropically at a rate of ∼2.4 µm/min. (c)
The PMMA is nearly directionally ashed (due to RF bias and
low pressures) in an oxygen plasma. (d) The SiO2 is e-beam
deposited in a high vacuum system. (e) The resist is stripped
clean with the help of the undercut layers breaking up the
lift-off film.
This tri-layer process is made compatible with both
etching and lift-off processes by changing the PMGI
thickness and PMMA ashing method. For etch steps,
the oxygen ash is done prior to the aluminum etch in-
situ in an inductive coupled plasma (ICP) tool (Pana-
sonic E626I) with 15 mT of oxygen and 200 W plasma
power with no RF bias onto the devices. For lift-off steps
we ash the PMMA in a barrel asher (Technics PEII) with
300 mT of oxygen with 300 W of RF power. The middle
PMGI layer also serves as a buffer between the solvents in
the SPR and the PMMA. Direct contact between SPR
and PMMA leads to variable intermixing and unstable
PMMA ash rates. We use a thicker layer of PMGI SF11
(∼ 1.1 µm) to fabricate the SiO2 scaffolded airbridges
bridges. We do one round of lithography and ashing,
then load into a high vacuum electron beam deposition
tool (base pressure ∼ 1 × 10−6 Torr) and deposit 1 µm
of silicon oxide (Fig. 4 d). The resist is stripped using
an N-Methyl-2-pyrrolidone (NMP) based resist stripper
lifting off the excess silicon oxide (Fig. 4 e), and a sec-
ond round of spins and photo-lithography defines the top
metal. We load into another electron beam deposition
tool (Pbase = 2×10−7 Torr), do an in-situ argon ion mill
to remove the oxide of the exposed aluminum. We use
a 400 V, 0.8 mA/cm2 beam for 6 minutes with and con-
tinuous Argon flow of 3.6 sccm for this clean. We then
deposit 600 nm of aluminum to form the bridge. We strip
the resist as above to lift-off the excess metal.
We have greatly stabilized our lithography and pro-
cessing by using this tri-layer stack of resists. Stripping
resist after dry etch steps is more stable as all the resist
in direct contact with the substrate and metal is shielded
from the high energy ions needed to etch the aluminum
oxide and subsequently the underlying aluminum. This
allows solvents to get under hardened resist and reduces
residues. This tri-layer of resist also greatly stabilizes lift-
off processing. The undercut of the resist disconnects the
lifted off film from the intended remnant material. This
stack up also allows for an arbitrary number of lithog-
raphy steps to be performed without worry of developer
etching aluminum. This protection enables quick recov-
ery from errors in lithography.
IV. OTHER STRUCTURES / SCALING TO MORE
LAYERS
a)
b)
µm100
µm10
Figure 5. (a) Optical micrograph of CPW lines completely
covered by a “tunnel” of metal. (b) The gaps between legs
allow VHF to etch away the scaffolding SiO2.
We use the same dielectric scaffolding technique (de-
tailed in the main paper) to create a “tunnel” structure
displayed in Fig. 5. This almost completely shields CPW
lines from one side by covering it in a continuous ground
4plane. This structure is useful for reducing cross-talk in
sensitive devices. It is perhaps easier to see that a third
wiring layer could be fabricated on top of this tunnel. We
expect that a 10 µm center trace resonator that is entirely
encased by a tunnel would have a low (high) power Qi
of roughly 2 × 104 (5 × 104) by extrapolating the above
loss per airbridge (Fig. 1 (b)). However, these tunnel
resonators may have a higher Qi than this extrapolation
predicts, as the continuous covering would have no edges
or corners that concentrate the electric field. The Qi of
these structures depends on the geometry. Specifically,
we chose the height of the tunnel (or bridge) to optimize
for high Q as well as process stability for a single added
layer. These heights could be modified to more easily
allow further layers to be added on top.
It is important to note that the top metal layer is sim-
ply a re-application of the same lift-off steps as the scaf-
folding dielectric. Therefore nothing fundamentally lim-
its this process to only a second layer. Furthermore, with
planarization (a method commonly used in large layer
stacks for CMOS processing8,9), this process also gener-
alizes to many multiple wiring layers. Ventilation holes
are required however (as in Fig 5) to allow the VHF to
attack the underlying SiO2. While this constraint does
add some complexity to the design layout, it is not pro-
hibitive. If properly considered, this process allows for
even more complex wiring.
V. GMON T1 FREQUENCY DEPENDENCE
Cq = 85 fF
Lg = 1.0 nH
LJ,0 = 6.3 nH
Figure 6. A simplified circuit of a lone gmon. The shaded
resistor represents surface loss from the amorphous dielectrics
near the thin geometric inductor lines.
All of the bridges in the gmon circuit are most strongly
coupled to the qubit’s geometric inductor. Therefore, ad-
ditional loss from these bridges would mostly add to that
of the stray capacitance of the geometric inductor. The
coherence of the gmon qubit is protected from capacitive
loss in it’s thin inductor lines by a voltage divider be-
tween it’s SQUID inductance (LJ,0 ≈ 6.3 nH) and the
linear geometric inductance (Lg ≈ 1.0 nH). We flux tune
this SQUID inductance larger to decrease the qubit’s fre-
quency, thus the qubit energy relaxation time (T1) would
have a frequency dependence, as the ratio of SQUID to
geometric inductance changes. Here we calculate the ex-
pected frequency dependence of this loss. It is often eas-
ier to think about loss in terms of an effective quality
factor (Qi). For this channel:
Qi =
Rg
Zq
(
Vq
Vg
)2
(1)
Where Zq ≈ (LJ/Cq)1/2 is the qubit impedance, Rg
is the loss from surface amorphous dielectrics near the
geometric inductor lines, Vq is the voltage drop across the
qubit capacitor (Cq), and VR is the voltage drop across
the geometric inductor tail (Lg). We neglect the stray
capacitance of the inductor tail as the qubit operates well
below the resonance of the inductor circuit (∼ 12 GHz),
and instead consider it only as a source of loss. We can
calculate Vg in terms of Vq using the voltage divider:
Vg = Vq
(
Lg
LJ + Lg
)
≈ Vq
(
Lg
LJ
)
(2)
we can also define ωq = 1/(LJCq)
1/2 and thus:
Qi ≈ Rg
CqL2g
(
1
ωq
)3
(3)
and to convert to an energy relaxation limit T1 =
Qi/ωq of the qubit:
T1 =
Rg
CqL2g
(
1
ωq
)4
(4)
We do not witness this strong frequency dependence
in the qubit’s energy relaxation spectrum, indicating the
qubit’s coherence is not limited by this loss channel.
Another main loss channel for these qubits is due to
surface dielectrics in the qubit capacitor. We fabricate
witness resonators (etched at the same time as the qubit
capacitor, but cooled down separately) to investigate this
limit on qubit coherence. Witness resonators with a sim-
ilar geometry have a much larger Qi ≈ 3×106 indicating
that the qubits’ T1 is not limited by the capacitor itself.
Most likely the gmon’s T1 is limited by interfacial amor-
phous dielectrics near the Josephson junction electrodes.5
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